Increasing Accuracy of Iterative Refinement in Limited Floating-Point Arithmetic on Half-Precision Accelerators

Piotr Luszczek
University of Tennessee

Ichitaro Yamazaki
Sandia National Laboratories

Jack Dongarra
University of Tennessee

Oak Ridge National Laboratory

University of Manchester

Abstract—The emergence of deep learning as a leading computational workload for machine learning tasks on large-scale cloud infrastructure installations has led to plethora of accelerator hardware releases. However, the reduced precision and range of the floating-point numbers on these new platforms makes it a non-trivial task to leverage these unprecedented advances in computational power for numerical linear algebra operations that come with a guarantee of robust error bounds. In order to address these concerns, we present a number of strategies that can be used to increase the accuracy of limited-precision iterative refinement. By limited precision, we mean 16-bit floating-point formats implemented in modern hardware accelerators and are not necessarily compliant with the IEEE half-precision specification. We include the explanation of a broader context and connections to established IEEE floating-point standards and existing high-performance computing (HPC) benchmarks. We also present a new formulation of LU factorization that we call signed square root LU which produces more numerically balanced L and U factors which directly address the problems of limited range of the low-precision storage formats. The experimental results indicate that it is possible to recover substantial amounts of the accuracy in the system solution that would otherwise be lost. Previously, this could only be achieved by using iterative refinement based on single-precision floating-point arithmetic. The discussion will also explore the numerical stability issues that are important for robust linear solvers on these new hardware platforms.

I. INTRODUCTION

Modern high-performance computing (HPC) hardware continues to experience an ongoing shift towards supporting a variety reduced-precision formats for representing floating-point numbers in order to offer a much increased performance rate. However, portability is often of little concern as the hardware tends to serve only a specific set of workloads that are of special interest to the particular vendor. The examples include Intel’s Cascade Lake Vector Neural Network Instructions (VNNI) and the recently announced Xe platform for graphics cards, AMD’s Radeon Instinct cards (MI5, MI8, MI25, MI55, MI60) and NVIDIA’s compute cards from the Pascal, Volta, and Turing series. Finally, ARM included 16-bit floating point (FP16) in its NEON vector unit specification VFP 8.2-A. These accelerators follow two types of specifications for 16-bit floating-point format: IEEE-compliant FLOAT16 and extended-range BFLOAT16.

At the same time, a new breed of accelerators take the use of reduced precision to a new level as they target new machine learning workloads with little or no regard for the established floating-point standards. These accelerators are currently under information embargo due to competitive advantage reasons and therefore little is known about them. This new hardware includes Cloud AI 100 by Qualcomm, Dot-Product Engine by HPE, Eyeriss by MIT [1], TPU by Google [2], Deep Learning Boost by Intel, and Zion by Facebook.

However, our perspective is different as we try to use these new hardware chips to provide numerical accuracy that is comparable to standards-based floating-point computation while attaining predictable error bounds if such a guarantee is possible.

Along these lines, we propose novel schemes that result in mitigation strategies for a mixed-precision iterative refinement algorithm that allows the use of lowest-precision format and take advantage of its computational benefits. Depending on the platform, limited precision may be as high as $10 \times$ faster than the double-precision peak performance. For example, on NVIDIA Volta, FLOAT64 tops out at about 6 teraFLOP/s while Tensor Core units in the same chip are capable of 120 teraFLOP/s.

The rest of the paper is organized as follows: Section II provides related work information in the area of limited-precision iterative refinement; Section III contains the details of the problem we aim to solve and Sections IV, V, and VI describe three mitigating strategies to deal with the issues described in the prior section; finally, Section VIII includes the experimental results combined with the discussion and Section IX concludes the paper and provides potential future research directions.
II. RELATED WORK

The iterative refinement algorithm has been known for many decades as an effective tool for increasing accuracy of a solution of a set of simultaneous linear equations [3], [4], [5]. It involves higher- and lower-precision floating-point arithmetic that are applied judiciously to preserve the quality of the solution while increasing overall performance. Higher-precision arithmetic is often possible through already available hardware units, though it is slower than the lower-precision. Absent appropriate hardware, higher precision may be realized through software-based techniques [6], [7]. The requirement for achieving improvement in the quality of the solution is to perform the accumulation of the residual \( r \equiv Ax - b \) in higher-precision arithmetic than what is used for the \( L \) and \( U \) factors.

If it is possible to customize the working precision, as is the case on field-programmable gate arrays (FPGAs), then the refinement can be exploited by creating custom floating-point units [8]. Alternatively, it is possible to exploit the system matrix conditioning and use the iterative refinement as a method of accessing faster hardware capabilities [9]. We take this idea further—but working within the constraints of the modern hardware that limits the precision of the fastest format and thus creates greater pressure on the algorithmic development to counteract the numerical issues.

It was proposed to use Krylov subspace iteration based on GMRES and the integration into the residual refinement process was called GMRES-IR [10]. The impact of system matrix spectrum on the convergence and accuracy of such a GMRES iteration was studied by varying the spread and clustering of the singular values of the system matrix [11]. The representation of full-precision data in half precision poses additional issues, and a form of matrix scaling was proposed to address it [12].

The analogous effort in deep learning involves training the network in lower precision and performing inference in a higher one [13], [14]. The compute imbalance between training and inference is even higher than that of factorization and the subsequent iterative refinement. Another difference is that in the context of neural network training, lowering the precision may be incorporated into the model as a regularizer.

A matrix may offer an opportunity for a faster solver if the condition number is low enough and the speed of lower precision may be utilized by the available hardware. Taking advantage of the condition number of the \( L \) and \( U \) factors in the context of least squares problems may be performed as long as appropriate regularization is involved [15].

III. PROBLEM STATEMENT: ITERATIVE REFINEMENT IN LIMITED PRECISION

Figure 1 shows two most common 16-bit formats for storing and computing floating-point values on existing hardware. This excludes possibilities afforded by synthesizing custom floating-point designs on FPGAs.

Our goal is to solve a system of linear equations:

\[
Ax = b \tag{1}
\]

where \( A \in \mathbb{R}^{n \times n} \) and \( x, b \in \mathbb{R}^n \).

Algorithm 1 shows an iterative refinement adopted from the 32/64 bit formulation [16], [17], [18] to the 16/64 bit scenario. The algorithm solves the system from Eq. (1) by introducing representation of matrices and vectors in fixed-precision arithmetic:

\[
A^{(64)}x^{(64)} = b^{(64)} \tag{2}
\]

The algorithm lowers the precision from 64 to 32 in order to perform all the \( \mathcal{O}(n^2) \) operations at the speed of low-precision hardware. There are three consequences from the numerical stability perspective:

1. Small residual vectors cannot be represented due to limited representation range of the lower precision format: \( \|r^{(64)}\| < \text{FP}_{\text{min}} \).
2. Residual vectors are not accurately represented in lower precision due to large unit round-off: \( u^{(16)} > 5 \times 10^{-4} \).
3. The factorization suffers from a loss of accuracy due to limited storage bits for the \( L \) and \( U \) factors:

\[
\|L^{(16)}U^{(16)} - P \times A^{(64)}\| \geq \|L^{(32)}U^{(32)} - P \times A^{(64)}\| \tag{3}
\]

and this is further exacerbated by the matrix’s condition number \( \kappa(A) \).

Note that, in the context of least squares minimization, it might be more preferable to numerically find \( \min\|b - Lx\|_2^2 \) rather than the original \( \min\|b - Ax\|_2^2 \) which is much more
computationally expensive. This is especially true if the $L$ factor is better conditioned than the original system matrix $A$ [19]. The condition number of the system matrix $A$ depends on the originating application; but in a benchmarking context, $\kappa(A)$ can be a controlled quantity. A known result in that regard states that $\kappa_2(A) \approx \sqrt{\det(A)}$ if the entries of $A$ are normal i.i.d. symmetrically around zero: $x_j \in \mathcal{N}(0, 1)$ [20]. This can be guaranteed in practical situations through the correct choice of the pseudo random number generator (PRNG) for the system matrix $A$. In fact, the High Performance LINPACK (HPL) benchmark uses a uniform distribution around zero: $\mathcal{U} \left(-\frac{1}{2}, \frac{1}{2} \right)$ [21] which is sufficiently well conditioned in practice in order to bound the condition number at a reasonable level. And at the same time, matrices generated in such a way would still cause an excessive pivot growth, especially when partial pivoting is not used.

IV. COPING WITH LIMITED RANGE: PROMOTION TO SINGLE PRECISION

One of the main reasons why the classic mixed-precision iterative refinement does not experience problems with limited range was due to the fact that single precision format devotes 8 bits to the exponent. The number of exponent bits is much more limited in half-precision format from IEEE (BFLOAT16, of course, does not have this problem as it shares its exponent format with FLOAT32). In order to deal with this limitation, we propose to promote the computation of the solves during the refinement to single-precision. This could be achieved by making another copy of the $L$ and $U$ factors in single precision, but this would increase the storage complexity by $O(n^2)$. Instead, we simply perform the promotion on-the-fly during the back and forward solves. This induces additional computational cost of conversion during each iteration—but this is completely masked by the memory-access overhead since the solves are bandwidth-limited.

V. COPING WITH LIMITED RANGE: ADAPTIVE RESIDUAL SCALING

To cope with the limited representation range, we propose to scale the residual vectors as their norm becomes small so they can be represented in the lower-precision format while the scaling factor is represented in higher precision. In this strategy, we focus on lines 8 and 9 of Algorithm 1, and propose to replace these lines with the following three steps that scale the residual vector before casting it in lower precision (the scaling factor is chosen to be the maximum value with respect to the magnitude):

1) $t_k^{(16)} \leftarrow L^{(16)} \left( s_k^{(16)} / \max |r_k^{(64)}| \right)$
2) $z_k^{(16)} \leftarrow U^{(16)} \left( v_k^{(16)} / t_k^{(16)} \right)$
3) $x_k^{(64)} \leftarrow x_k^{(64)} + z_k^{(64)} \times \max |r_k^{(64)}|$

In the first step, scaling the $k$-th vector $\|s_k\| / \max |r_k|$ brings the entries of the residual closer to unity where they can be represented most accurately in lower precision. Note that the scaling has to take place in higher precision where the greater range can capture the exponent correctly.

VI. COPING WITH LIMITED ACCURACY: PRECISION PARTITIONING

NVIDIA CUDA 9 and its hardware’s compute capability 7 introduced warp-level operations that leverage Tensor Cores. Their main purpose is to perform warp-synchronous matrix multiply-accumulate (WMMA) of either the out-of-place form $D \leftarrow A \times B + C$ or the in-place form $C \leftarrow A \times B + C$ where $A, B, C, D \in \mathbb{R}^{4 \times 4}$ and the precision of the output matrices could be either 16- or 32-bits. We are interested in leveraging this capability to capture additional precision bits during the refinement.

Fig. 2 shows a sample code for in-place matrix multiplication executed with a call to $\text{wmma::mma}_\text{sycn}$. Our observation is that we can pack four independent vectors into $b_{\text{frag}}$ and a single instruction would then perform multiplication by 4 independent right-hand side vectors. We propose the following partitioning of a 64-bit vector into 4 16-bit vectors:

$$X^{(64)} \equiv \begin{bmatrix} x_{1:16}^{(64)} & x_{17:32}^{(64)} & x_{33:48}^{(64)} & x_{49:64}^{(64)} \end{bmatrix}$$

where $x_{i:16}$ represents bits from 1 to 16 of the mantissa of $x^{(64)}$.

Note that, at the implementation level, this partitioning could be achieved with a pair of the standard C library functions frexp() and ldexp(). Subsequently, we can reconstruct the original 64-bit representation with a dot-product:

$$X^{(64)} = X^{(64)} \times \begin{bmatrix} 10^0, 10^{-16}, 10^{-32}, 10^{-48} \end{bmatrix}^T$$

Note that this is a floating-point equivalent of fixed-point storage of multi-byte integers whereby the least-significant
byte stores the lowest 8 bits of the integer. The second to the least-significant byte stores the range of bits $9 \div 16$, and so on.

Due to the way the NVIDIA hardware is organized, computing on four vectors of our proposed partitioning has the same computational load as it would have had for a single vector. At the same time, global GPU memory loads use 128-byte transactions and so, with suitable storage, it might in fact have the same bandwidth cost for either one or four vectors provided careful coding is used. Exploiting these hardware structures is a strong motivating factor for adopting our proposed adaptive residual scaling approach.

By comparison, Google’s Tensor Processing Unit (TPU) handles calculations in MXUs (matrix units) that are packaged in one-per-core arrangement (the cores themselves are, confusingly, also called Tensor Cores). The MXU accepts its input in 32-bit format and processes them internally in BFLOAT16. The unit of operation is a matrix-matrix multiply with a single instruction handling 128-by-128 matrices. In order to take advantage of such large dimensions, it is necessary to perform packing of right-hand side entries and replication of matrix entries so that each dot-product instruction has meaningful data in the entire MXU.

VII. COPING WITH LIMITED RANGE: NUMERICALLY BALANCED FACTORS WITH SIGNED SQUARE LU

In this strategy, we focus on line 1 of Algorithm 1 and introduce a new factorization variant of LU that is more suitable for floating-point storage format with limited range.

The traditional form of LU factorization with partial pivoting takes the form:

$$ PA = LU $$

where $A, L, U \in \mathbb{R}^{n \times n}$ and $P \in \{0, 1\}^{n \times n}$ with $L$ lower-triangular, $U$ upper-triangular, and $P$ a permutation matrix, respectively. This method of approaching the linear system solve given by Eq. 1 follows the commonly used decomposition approach to numerical matrix computations [22], [23]. The partial pivoting in the LU factorization, represented by the $P$ matrix, maintains $L$ well conditioned (to the extent possible) and transfers the unbound pivot growth into $U$. In fact, the majority of implementations commonly push this one step farther and produce matrix $U$ that could be singular if $A$ is singular in exact arithmetic, i.e., $\kappa(A) = \infty$, or only singular in the working precision wp: $\kappa(A^{\text{wp}}) = +\infty$. This approach works well in a practical context because it clearly informs the user about numerical issues with matrix $A$. But in cases when $A$ is well conditioned, in particular when $\kappa(A^{\text{wp}}) \ll 1/u^{\text{wp}}$ (for FP64, $u \approx 10^{-16}$), $U$ might still receive excessively large entries while $L$ would be computed with unitary diagonal and subdiagonal entries smaller than 1 in magnitude. This imbalance has to be fixed for lower-precision factorization, and we propose to amend the standard formulation with an algorithm that is less prone to floating-point overflow.

Algorithm 2: Vector-oriented formulation of the signed squared root LU for a square matrix $A$ of dimension $n$ and produces lower- and upper-triangular matrices $L$ and $U$ and a permutation matrix $P$.

$$ P \leftarrow I_{n \times n} $n - 1 do
$$ pivot $\leftarrow \text{arg max}_{1 \leq k \leq n} |A_{i,k}|$ \{find a pivot\}
$$ A_{\text{pivot,}...} \leftarrow A_{i,...}$\{swap current with the pivot row\}
$$ P_{\text{pivot,}...} \leftarrow P_{i,...}$\{record the pivot\}
$$ L_{i+1,...,n,j} \leftarrow A_{i+1,...,n,j}/\sqrt{|A_{i,j}|}$\{scale $L$\}
$$ L_{i,j} \leftarrow \sqrt{|A_{i,j}|}$\{record $L$ scaling\}
$$ U_{i+1,...,n} \leftarrow A_{i+1,...,n}/\sqrt{|A_{i,j}|}$\{scale $U$\}
$$ U_{i,j} \leftarrow \sqrt{|A_{i,j}|}$\{record $U$ scaling\}
$$ A_{i+1,...,n+1,...,n} \leftarrow A_{i+1,...,n} \times A_{i+1,...,n}$\{Schur’s complement\}

There are already two factorizations that treat the diagonal more flexibly than LU: one is LDU and the other is LDLT. The former is for non-symmetric matrices while the latter is for the symmetric ones. We cannot adopt these directly because they separate the diagonal without applying it to the trailing matrix. Thus, they cannot reap the benefits of scaling the matrix entries and avoiding overflow in lower-precision arithmetic.

Because we require the scaling by the diagonal, we need a nearly symmetric decomposition of the diagonal entry. We do this by proposing a signed square root operation:

$$ \sqrt{x} \overset{\text{def}}{=} \text{sign}(x)\sqrt{|x|} \quad x \in \mathbb{R} \quad (6) $$

This allows us to represent any real number as a product of two numbers of equal magnitude and possibly different signs: $\mathbb{R} \ni x = \sqrt{x} \sqrt{|x|}$. We will use this property to scale both lower and upper matrix entries symmetrically up to a sign. Algorithm 2 shows our proposed signed square root LU algorithm for square matrices. Deriving its generalizations for rectangular matrices is trivial. The algorithm also admits a block outer product and recursive formulations. Just like the classic LU factorization, the new algorithm can be implemented in an in-situ fashion and with extra $O(n)$ storage to represent the permutation matrix that is fully compatible with the classic LU.

VIII. EXPERIMENTAL RESULTS

First, we present two reference sets of results to gauge the behavior of our proposed improvements. We measure the accuracy of the factorization by computing the residual norm: $\|r\|_\infty \equiv \|Ax - b\|_\infty$ while the number of digits can be estimated with $\log_{10} \|r\|_\infty$. Figure 3 shows a heat map of the number of digits achieved after 20 iterations of the refinement when both the factorization and storage of the factors uses 32-bit floating-point arithmetic. This is an established method [16], [17], [18] adopted by LAPACK. Bright red/orange colors in the figure indicate close to 15 accurate digits in the solution
while black indicates few digits: 2 or less. For matrices up to about 400, the third iteration delivers 15 digits of accuracy—a full precision result for 64-bit format even though factorization only used 32 bits. For matrices beyond the size of 400, a fourth iteration might be needed to get the full set of digits of accuracy. In Figure 4, we repeat the same experiment but with the factors and refinement limited to FP16. Very few digits are recovered for matrices under 200 and almost no digits beyond that. We proceed to the tests that seek to improve the accuracy by using the methods we proposed earlier. It is worth noting that the result from Figure 4 does not use any precision-extending modes that are available in both Tensor Core from NVIDIA or MXU from Google: the inputs, the outputs, and the intermediate computation uses 16-bit IEEE format.

We start with the strategy of promoting the entries of the $L$ and $U$ factors to single precision to temporarily extend the range of the computed values. We also use single precision to accumulate the results. Figure 5 shows the resulting heat map of accuracy. The number of recovered digits does not go as high as for the experiments with single-double iterative refinement presented in Figure 3. However, there are many matrices for which the method recovers many digits in the solution—much more, in fact, than when using half-precision alone.

We proceed by abandoning the use of single-precision altogether and we only use adaptive scaling to control the range of the entries in the solution. Figure 6 shows the heat map of the accurate digits in the solution. We observe that even though the single precision is used in the solution. We observe that even though the single precision is gone, we manage to attain similar accuracy levels for the same set of matrices.

Next, we tested the mixed-precision iterative refinement when storing the solution vectors in a partitioned form and the heat of observed accuracy is presented in Figure 7. The results are in line with the prior two methods and we show again that it is possible to maintain high accuracy of the solution without the use of single precision as long as matrix conditioning in half precision is conducive to obtaining convergent iteration.

Finally, we present the accuracy results from running our new LU variant that deals with the limited range during the factorization by using the newly proposed signed square root
operation. Figure 8 shows the heat map of accuracy across the same matrix dimensions as was presented before. The results are more accurate with more digits in the solution recovered during the iteration for a number of matrix sizes.

IX. CONCLUSIONS AND FUTURE WORK

We presented multiple methods that allowed us to recover some of the accuracy that would have been lost when using half-precision arithmetic in the mixed-precision refinement algorithm. We show how a number of range- and accuracy-enhancing strategies combined with the new variant of LU factorization, based on the newly proposed signed square root operation, greatly improve the correct digits in the linear system solve when compared with the original mixed-precision refinement that uses half precision for LU factorization.

In the future, we would like to look into more exotic accelerator hardware and see how our proposed methods extend the usability of these platforms to numerical linear algebra. Further modifications of the original mixed-precision iteration refinement algorithm are also possible and will be the subject of future research.

ACKNOWLEDGMENTS

This research was partially supported by the Exascale Computing Project (17SC-20-SC), a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration. It was also partially supported by the National Science Foundation through OAC-1740250.

REFERENCES


